

Notice of References Cited

Application/Control No.

09/726,114

Applicant(s)/Patent Under
Reexamination
KUMASHIRO, SHIGETAKA

Examiner

Dwin M Craig

Art Unit

2123

Page 1 of 1

U.S. PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
	A	US-6,314,390 B1	11-2001	Bittner et al.	703/14
	B	US-5,845,275 A	12-1998	Le Van Suu, Maurice	706/1
	C	US-5,296,723 A	03-1994	Nobe et al.	257/82
	D	US-			
	E	US-			
	F	US-			
	G	US-			
	H	US-			
	I	US-			
	J	US-			
	K	US-			
	L	US-			
	M	US-			

FOREIGN PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N					
	O					
	P					
	Q					
	R					
	S					
	T					

NON-PATENT DOCUMENTS

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)
	U	Yuan Taur and Tak H. Ning , "Fundamentals of Modern VLSI Devices", Cambridge University Press, 1998, pages 96 & 97.
	V	E. Cassan, S. Galdin, P.Dollfus and P. Hesto, "Modeling of direct tunneling gate current in ultra-thin gate oxide MOSFETs: a comparison between simulators", IEEE 1999, pages 115-118.
	W	
	X	

*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)
Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.